



**BoT-TMA50D**  
**BoT-TMA50DU**

---

**Dimension**

---

V 1.0.0

**■ History**


<b>Rev</b>	<b>Date</b>	<b>Description</b>	<b>Author</b>
1.0.0	2022. 09. 23	- First release	Enoch

## Table of Contents

1. Pin configuration & PIN Description .....	4
1.1 Pin Configuration .....	4
1.2 PIN Description .....	5
1.3 DC Characteristics .....	5
1.4 Dimensions .....	6
2. Application Schematic .....	7
2.1 Reference Application .....	7

### 1. Pin configuration & PIN Description

#### 1.1 Pin Configuration



## 1.2 PIN Description

Pin No.	Pin Name	Pin Function	Description
1	STATUS	DIGITAL OUPUT	Connection status; Connected Device = High Disconnected Device = Low
2	AT COMMAND	DIGITAL INPUT	AT COMMAND MODE control; AT COMMAND MODE = High BYPASS MODE = Low
3	FACTORY RESET	DIGITAL INPUT	Disconnect / Factory reset When high level is detected device is disconnected and maintained for more than 4 seconds, the factory reset is performed
4	SLEEP	DIGITAL INPUT	Sleep mode control; Sleep low power mode = High Wake up = Low
5	UART ON/OFF	DIGITAL INPUT	UART ON / OFF control UART OFF = High UART ON = Low
6	N.C.	Not Connect	
7	VDD	POWER	Main Power. typ. DC 3.3V
8	UART RXD	DIGITAL INPUT	UART Receive Data
9	UART TXD	DIGITAL OUTPUT	UART Transmit Data
10	UART RTS	UART RTS	UART Request to Send
11	UART CTS	UART CTS	UART Clear to Send
12	GND	GROUND	Ground


1) ALL I/O function operate on CHIPSEN commercial firmware.

2) For more information refer to CHIPSEN commercial firmware document.

## 1.3 DC Characteristics

Symbol	Parameter (condition)	Min.	Typ.	Max.	Units
VDD	Main Power	2.7	3.3	3.6	V
V <sub>IH</sub>	Input high voltage	0.7 X VDD		VDD	V
V <sub>IL</sub>	Input low voltage	VSS		0.3 X VDD	V
V <sub>OH,HDH</sub>	Output high voltage, high drive, 5 mA, VDD ≥ 2.7 V	VDD-0.4		VDD	V
V <sub>OL,HDH</sub>	Output low voltage, high drive, 5 mA, VDD ≥ 2.7 V	VSS		VSS +0.4	V
R <sub>PU</sub>	Internal Pull-up resistance	11	13	16	kΩ
R <sub>PD</sub>	Internal Pull-down resistance	11	13	16	kΩ

### 1.4 Dimensions



## 2. Application Schematic

### Design consideration

- All I/O(including UART) should be up after VCC applied.
- All I/O(including UART) should NOT be present fast or be held high before VCC is high.

### 2.1 Reference Application

